Print Page | Close Window

Analog circuit sample questions

Printed From: One Stop GATE
Category: GATE Previous Years Test Papers - Discuss Here
Forum Name: ECE Papers
Forum Discription: ECE Previous Year GATE Papers to can discussed here.
URL: http://forum.onestopgate.com/forum_posts.asp?TID=93
Printed Date: 08Feb2025 at 1:23pm


Topic: Analog circuit sample questions
Posted By: Arpita
Subject: Analog circuit sample questions
Date Posted: 09Jan2007 at 5:37pm


Que. 13 The maximum overall efficiency of a transformer coupled class A amplifier 
is
A
78.5%
B
25%
C
50%
D
85%

Que. 14 In an FET as V(GS) is changed from zero to increasing reverse biased the 
value of g(m)
A
increases
B
decreases
C
remain constant
D
falls suddenly to zero

Que. 15 given for an FET g(m)  =95mA/v total capacitance =500pf for a voltage 
gain of -30 the      bandwidth will be
A
100khz
B
630khz
C
3mhz
D
19mhz

Que. 16 for the resonent ckt shows w =10^5,Q=50,R=400 thevalue of C is given by
A
250PF
B
1000PF
C
500PF
D
1.25PF

Que. 17 In a class A amplifierusing a transistor under ideal condition the maximum 
ac power   delivered is 1 watt the maximum transistor dissipation capability 
has to be
A
1watt
B
2watt
C
3watt
D
4watt

Que. 18 two binary signals A and B are compared the output expression when the 
two signals are   equal is given by
A
ab' +a'b
B
ab + (ab)'
C
(ab)'
D
ab

Que. 19 the most widely used universal gate are
A
OR and AND gates
B
NOR and NAND gates
C
NOR and AND gates
D
NAND and OR gates

Que. 20 the microprocessor contains ROM  chip contains?


control function


airthmatic function


instructions to execute data


memory function

f
Que. 21 Carry-look ahead is type ofadder in which
A
inputs to several stages are examined
B
carries are produced simultaneously
C
carries are produced before hand
D
none of these

Que. 22 Logic shift affects
A
odd positions
B
all positions
C
even positions
D
new positions

Que. 23 Programmable logic array uses
A
ROM matrices
B
PROM matrices
C
RAM matrices
D
solo memory

Que. 24 Race condition can be avoided by introducing......... between the flipflop
A
harmonic suppressor
B
deacceleration
C
delay
D
dusting



-------------
For more papers visit:
http://onestopgate.com/gate-preparation/ - http://onestopgate.com/gate-preparation/



Print Page | Close Window