|
The VLSI Design
Finishing School at IIMT provides hands-on practical training skills to the
graduating Electronics / Electrical engineers and other qualified candidates
through a
6-
month Post Graduate Certificate Program . This translates to highly
appropriate employable skill set for the Programs graduates and faster
Return-on-Investment for Companies who employ the graduating students.
| Location : | Gurgaon
|
| Eligibility: |
BE/B.Tech (ECE/EEE/ or equivalent disciplines ) |
VLSI Design Finishing School-IIMT
The Program objective is to provide industry ready talent for the Indian Semiconductor sector.
Its highlights are as follows:
Theoretical lectures concurrent with hands-on training on industry standard EDA tools
Course delivery by industry experienced visiting faculty & guest lecturers
Complete overview of chip development cycle
Project and course work that emulates industry practice
Soft skills training
Duration
i)
Six Months of full-time engagement (6 to 8 Hours a day) inclusive of
lectures and project work conducted by VLSI professionals from academic
and semiconductor industry
ii) Additional self conducted lab work by students
Eligibility
Engineering
Graduates from Electronics, Electrical & Electronics, Electrical,
Electronics & Communications, Computer Science or
equivalent disciplines
Admission Criteria
i)
A multiple choice written exam that tests subjective understanding in
Basic Analog & Digital Electronics, Programming Language C,
General Aptitude and English language.
ii) Face-to-face interview for qualified students
Intake
Twenty Seats
|
Address |
Institute for International Management & Technology,
336 Udyog Vihar, Phase IV,
Gurgaon -122001,
Haryana, India |
|
City |
Haryana |
|
Phone |
0124-2397783/+919873851186 |
|
Fax |
0124-2397288 |
|
Website |
http://www.iimtobu.ac.in/missionv.htm - - http://www.iimtobu.ac.in/missionv.htm |
|
Contact Person |
Mr N.K Shukla |
|
Designation |
Professor |
|
Email |
[email protected] |
|